
고려대학껓 디지털시스템실험 A+ 6주차 결과보고서
본 내용은
"
고려대학껓 디지털시스템실험 A+ 6주차 결과보고서
"
의 원문 자료에서 일부 인용된 것입니다.
2023.06.22
문서 내 토픽
-
1. SR LatchSR Latch 회로를 Gate level modeling을 사용하여 설계하고 시뮬레이션을 수행하였습니다. SR Latch의 동작 원리와 특성을 이해할 수 있었습니다.
-
2. D Flip FlopD Flip Flop 회로를 Gate level modeling을 사용하여 설계하고 시뮬레이션을 수행하였습니다. D Flip Flop의 동작 원리와 특성을 이해할 수 있었습니다.
-
3. JK Flip FlopJK Flip Flop 회로를 Gate level modeling을 사용하여 설계하고 시뮬레이션을 수행하였습니다. JK Flip Flop의 동작 원리와 특성을 이해할 수 있었습니다.
-
4. BCD Ripple CounterBehavioral modeling을 사용하여 BCD Ripple Counter를 구현하고 FPGA 실험을 수행하였습니다. Counter 회로의 동작 원리와 설계 방법을 배울 수 있었습니다.
-
5. 4bit Shift RegisterBehavioral modeling을 사용하여 4bit Shift Register를 구현하고 FPGA 실험을 수행하였습니다. Shift Register 회로의 동작 원리와 설계 방법을 배울 수 있었습니다.
-
1. SR LatchSR Latch is a fundamental digital logic circuit that stores a single bit of information. It consists of two cross-coupled NOR or NAND gates, which form a bistable multivibrator. The SR Latch has two inputs, Set (S) and Reset (R), and two outputs, Q and Q'. When the S input is high and the R input is low, the latch is set, and the Q output becomes high. Conversely, when the S input is low and the R input is high, the latch is reset, and the Q output becomes low. The SR Latch is a simple and versatile circuit that forms the basis for more complex digital logic circuits, such as flip-flops and counters. It is widely used in digital systems, including computers, microcontrollers, and digital electronics, to store and manipulate data.
-
2. D Flip FlopThe D Flip-Flop is a fundamental digital logic circuit that is widely used in digital systems. It is a type of flip-flop that stores a single bit of information and is commonly used for data storage, synchronization, and sequential logic. The D Flip-Flop has a single data input (D) and a clock input (CLK). On the active edge of the clock signal, the value at the D input is stored in the flip-flop and appears at the Q output. The D Flip-Flop is a level-triggered device, meaning that the state of the flip-flop changes only when the clock signal is at a specific level (either high or low). The D Flip-Flop is a versatile circuit that is used in a variety of digital applications, such as registers, counters, and shift registers. It is an essential building block in the design of digital systems and is a crucial component in the implementation of sequential logic circuits.
-
3. JK Flip FlopThe JK Flip-Flop is a more advanced type of flip-flop compared to the SR Latch and the D Flip-Flop. It has two inputs, J and K, and two outputs, Q and Q'. The JK Flip-Flop is a level-triggered device, meaning that the state of the flip-flop changes on the active edge of the clock signal. The behavior of the JK Flip-Flop is determined by the values of the J and K inputs. When both J and K are low, the flip-flop maintains its current state. When J is high and K is low, the flip-flop is set, and the Q output becomes high. When J is low and K is high, the flip-flop is reset, and the Q output becomes low. When both J and K are high, the flip-flop toggles its state, meaning that if the previous state was high, it becomes low, and vice versa. The JK Flip-Flop is a versatile and powerful digital logic circuit that is widely used in digital systems, such as counters, shift registers, and state machines. It provides more functionality and flexibility compared to the SR Latch and the D Flip-Flop, making it a popular choice in the design of complex digital circuits.
-
4. BCD Ripple CounterThe BCD (Binary-Coded Decimal) Ripple Counter is a type of digital counter that counts in the Binary-Coded Decimal format. It is a sequential logic circuit that uses a series of flip-flops to count from 0 to 9 in the decimal system. The BCD Ripple Counter is constructed using a cascade of D Flip-Flops, where the output of one flip-flop is connected to the input of the next. This creates a ripple effect, where the state of each flip-flop changes in response to the changes in the previous flip-flop. The BCD Ripple Counter is a simple and cost-effective solution for counting in the decimal system, and it is widely used in various digital applications, such as digital clocks, digital displays, and counting circuits. However, it has some limitations, such as the propagation delay caused by the ripple effect, which can limit the maximum counting speed. Despite these limitations, the BCD Ripple Counter remains a popular choice for many digital design applications due to its simplicity and ease of implementation.
-
5. 4bit Shift RegisterThe 4-bit Shift Register is a digital logic circuit that is used to store and shift data in a sequential manner. It consists of four D Flip-Flops connected in series, where the output of one flip-flop is connected to the input of the next. The 4-bit Shift Register has several inputs, including a clock signal, a shift enable signal, and a data input. On each active edge of the clock signal, the data at the input is shifted into the first flip-flop, and the contents of the other flip-flops are shifted one position to the right. The 4-bit Shift Register can be used to perform various operations, such as serial-to-parallel conversion, parallel-to-serial conversion, and data storage and manipulation. It is a fundamental building block in digital systems and is widely used in applications such as microprocessors, digital signal processing, and communication systems. The 4-bit Shift Register is a versatile and efficient circuit that provides a simple and effective way to manage and manipulate digital data in a sequential manner.
-
Nand 연산을 이용한 Xor 게이트 구현과 간단한 Adder 구현 5페이짿
디지털 시스템 설계 및 실험 KEEE209 전기전자전파 공학부디지털 시스템 설계 및 실험 결과보고서디지털 시스템 설계 및 실험 KEEE209 전기전자전파 공학부작성자 :고려대 전기전자전파 공학부실험조 : 12조학번 :실험일 : 2009. 3. 17실험제목Nand 연산을 이용한 Xor 게이트 구현과 간단한 Adder 구현실험목표1. NAND GATE를 이용한 XOR GATE설계2. FULL-ADDER설계실험결과□ 실험과정1. Quartus Ⅱ 4.0 프로그램을 실행한다.2. New Project를 만들어, 디렉토리 경로와 프로젝트 이...2009.05.07· 5페이짿 -
decoder를 이용한 각종 시스템 구현 7페이짿
디지털 시스템 설계 및 실험 KEEE209 전기전자전파 공학부디지털 시스템 설계 및 실험 결과보고서디지털 시스템 설계 및 실험 KEEE209 전기전자전파 공학부작성자 : 고려대 전기전자전파 공학부실험조 : 12조학번 :실험일 : 2009. 4. 7실험제목decoder를 이용한 각종 시스템 구현실험목표1.BCD to Excess-3 code converter2.BCD to 7-segment decoder3.Traffic light controller실험결과□ Minterm1. Verilog codemodule Minterm(X,M);...2009.05.07· 7페이짿 -
[법학]개정뵖보호 6페이짿
개인정보보호목차1. 소개의 글2. 개인정보의 의미3. 개인정보보호방침4. Westin의 프라이버시에 대한 견해5. 선행연구의 고찰6. 참고문헌-----------------------------------------------------------소개의 글개인정보보호에 대한 논 및 리포트용 자료입니다. 각주 및 참고 문헌 까지 모두 갖추어져 있어 그대로 옮겨 놓으셔도 크게 무리가 없는 글입니다. 하지만 참고 하시고 조금 변형해서 사용하시면 더욱 좋겠지요.개인정보의 의미일반적으로 우리나라나 일본 같은 경우에 개인정보라는 의미를 ‘P...2007.02.17· 6페이짿